Proposed circuit structure. Fig.1 shows the proposed circuit structure, including two p-MOSFETs, in series. In our experiment, MP1 and MP2 have the same channel length and aspect ratios (i.e. W/L=4/1). In the 65nm technology, the voltage supply V DD is designed as 1.2V. We have saturation region current expressions of MP1 and MP2
If MP1 experiences NBTI degradation, the change of V V T is determined by threshold voltage V T when MP2's is determined by output voltage ( V OUT . Considering MP1 have the same drain current with MP2, it is clear the difference between threshold voltages of MP1 and MP2 is presented in the output node, if V b and V b are constant. Considering the threshold voltage of PMOS transistor for the used technology is less than 400mV, we design V b =700mV and V b =200mV. Thus, we finally get
And we get the relationship between the absolute value of shift of MP1 threshold voltage (∆ V T ) and output voltage shift (∆V OUT ) (i.e. ∆V T ∆V OUT ). Using the proposed circuit, we can monitor the shift of PMOS threshold voltage by direct output voltage measurement.
Simulation results and discussions
To verify this method, an HSPICE simulation was conducted for different PMOS transistors, whose channel lengths range from 80nm to 400nm. The relationship of output voltage shift (V OUT ) and ∆V T are shown in Fig.2 . Fig.2 The relationship between ∆V OUT and ∆V T .
Here, we assume ∆V T shifts from 0mV to 45mV, it is observed that ∆ V OUT is proportional to the threshold voltage shift, and ∆V OUT are always less than ∆V T . The deviation is getting smaller and smaller with the increasing of channel length. To short channel devices, channel length modulation plays an important role in the deviation. Other second-order effects such as mobility degradation have the same impact on ∆V OUT . When the channel length increases, second-order effects become less serious. The decline of V OUT follows the shift of V T more accurately. The NBTI model can be found on the PTM website [1] . In stress phase, ∆V T may be expressed as: A b s t r a c t s o f t h e 2 0 1 2 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 1 0 8 -1 
The parameter values were chosen from the 65nm NBTI model proposed in [1] . From eq. (3), ∆V th is proportional to t /4 , where t means time. We simulate the NBTI degradation with time in 200nm channel length p-MOSFET, shown in Fig. 3 . Fig.3 The threshold voltage NBTI degradation with time.
Therefore, with second-order factors taken into account, the circuit reflects the shift of V T in the output voltage. Within the simulation range, the channel length induce measurement error is less than 10%. Since the circuit is designed to monitor the shift of V T in output node, it can be applied to the measurement of threshold voltage fluctuation of the p-MOSFET devices also. From eq. (2), the difference between the threshold voltages of MP1 and MP2 (∆V T ) can also be measured in output node. If we take MP2 as an ideal device, the mismatch of p-MOSFET devices in the position of MP1 is easily observed. The distribution of output voltages for 1000 p-MOSFET devices is shown in Fig.4a . Compared with the 1000 p-MOSFET devices threshold voltage distribution, shown in Fig.4b , it is easy to find that the proposed method can predict the threshold voltage distribution of large numbers of p-MOSFET devices accordingly.
The simulation results above are based on the ideal case of MP2. However, MP2 is also a PMOS chosen from a mass of p-MOSFET devices. The threshold voltage of MP2 itself may have some shift from standard design. The dependence of output voltage distribution and threshold voltage shift of MP2 (∆V T ) is obtained, shown in Fig.5 . 
3.Conclusion
A circuit testing p-MOSFET V T shift and fluctuation is proposed. Under a proper voltage bias, the circuit could reflect the NBTI degradation of PMOS V T in output node. The method has been presented more than 90% accuracy with various channel length devices in 65nm technology. Moreover, the method could also be used to obtain the threshold voltage fluctuation of p-MOSFET devices. This simple structure offers a solution to directly measure the threshold voltage shift and mismatch of p-MOSFETs.
